Core Memory Interfacing?

From: Bill Richman <>
Date: Wed Apr 3 11:41:39 2002

Right off, let me say that I know next to nothing about the realities of
using core memory. I only know that it looks like pretty cool stuff to
play with. Would I be completely off my tree to try to build a core
memory interface from scratch, assuming I had a pre-strung core frame with
all the cores and wires intact? When I say "interface", I mean basically
something that will let me talk to the core from a PC or from my
recently-completed Mark-8 using TTL or CMOS levels. If I have a 64x64
frame, would I just need something on the order of 256 driver transistors
(one to drive each of the X and Y wires in either direction) plus some
kind of op-amp or comparator circuit to monitor the sense wire (is there
just one of these per frame?) and determine whether or not a bit has
flipped during a read pulse? Or are there all sorts of ghosts and goblins
lurking in core memory that I don't want to confront?
Received on Wed Apr 03 2002 - 11:41:39 BST

This archive was generated by hypermail 2.3.0 : Fri Oct 10 2014 - 23:34:28 BST