>From: ard_at_p850ug1.demon.co.uk
---snip---
>
>And IIRC the Intel 8251 USART chip has the feature that there's no way to
>get it into a known state under certain circumstances (IIRC this happens
>if you're initialising it in synchronous mode and don't know how many
>bytes you've written to it).
>
>-tony
>
Hi
I think there is a work around for the 8251 but it isn't
all that clean either. You just keep writing commands
until you are guaranteed to do a reset. I'd have to look
at the code I have someplace to do this.
Hopefully, they don't use 8255's to control missile launches.
Dwight
Received on Tue Apr 20 2004 - 18:57:22 BST
This archive was generated by hypermail 2.3.0
: Fri Oct 10 2014 - 23:36:30 BST