RTL Logic

From: der Mouse <mouse_at_Rodents.Montreal.QC.CA>
Date: Sun Jan 9 09:26:16 2005

>>> Wired-OR will work fine for open-collector output TTL.
>> Well, except you generally get wired-AND, because the open
>> collectors are generally NPN collectors with emitters to ground, not
>> PNP collectors with emitters to Vcc.
> That is twice you've tried to make this point. If a signal is viewed
> as active low, then what is going on is logically wired-or.

Yes...but would you call (? of) a 7408 an OR gate if it happens to be
manipulating such signals? That's the sense in which I say it's
wired-AND: the resulting signal is what you'd get from feeding the same
logic levels (except with pullups, or non-OC outputs) into the gate
usually called an AND gate.

/~\ The ASCII der Mouse
\ / Ribbon Campaign
 X Against HTML mouse_at_rodents.montreal.qc.ca
/ \ Email! 7D C8 61 52 5D E7 2D 39 4E F1 31 3E E8 B3 27 4B
Received on Sun Jan 09 2005 - 09:26:16 GMT

This archive was generated by hypermail 2.3.0 : Fri Oct 10 2014 - 23:37:43 BST