> The most common uses of VHDL seem to be somewhere inbetween. Pure
> behavioral descriptions are fine for simulation but don't tend to work
> well for synthesis, so large designs are usually built as structural
> descriptions of smaller behavioral subdesigns.
It seems that VHDL (and Verilog) has moved 99.9 percent away from its
original purpose, that of pure documentation (I wonder if the original
designers ever thought the language would be used for non-military
development?). It also seems that the original need for VHDL has only
been used a few times (which is actually the way it is supposed to be.).
William Donzelli
aw288_at_osfn.org
Received on Mon Jul 31 2000 - 19:56:41 BST
This archive was generated by hypermail 2.3.0
: Fri Oct 10 2014 - 23:32:58 BST