CPU design at the gate level
I actually used a 64K x 16 CMOS EPROM in a design programmed with an 8 x 8
multiplication table, that made it possible to stick with a Z80 in a design
that would otherwise jumped into the 16 bit processor realm.
--Chuck
Received on Mon Nov 05 2001 - 22:43:58 GMT
This archive was generated by hypermail 2.3.0
: Fri Oct 10 2014 - 23:34:14 BST